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The effect of positive gate bias stress (PGBS) on random network carbon nanotube-thin film transistor (CNT-TFT) stability on SiO 2 and HfO 2 oxides was investigated with different gate bias stresses and times. CNT-TFTs showed a logarithmic positive threshold voltage shift (DV th ) with time for a PGBS, following a stretched exponential model. Although the saturated DV th was larger on SiO 2 than on HfO 2 , CNT device using SiO 2 gate insulator recovered their original characteristics after removal of the stress at room temperature without additional thermal and bias annealing. The CNT-TFTs were found to be more tenable than conventional Si devices against PGBS. Carbon nanotube (CNT)-based transistors have been intensively investigated for application in flexible and bendable electronics and displays. Although individual CNT devices have demonstrated excellent mobility and on/off ratio, fabrication of CNT transistors using electron-beam lithography and bottom-up CNT assembly makes the approach impractical for industry. 1, 2 One alternative to avoid this difficulty is to fabricate random network CNT thin film transistors (TFTs), which do not require the assembly of individual CNTs into arrays. 3, 4 The most common practices in preparing random network CNT-TFTs are direct chemical vapor deposition, spin-casting, and ink-jet printing methods, which have the advantage of scalability to industrial levels. [5] [6] [7] Furthermore, separation of semiconducting nanotubes from metallic nanotubes has recently been realized in mass quantities; further this separation has been shown to improve the on/off ratio of the devices. [8] [9] [10] [11] [12] In addition, the high bendability and stretchability of CNTs, which are not easily attainable with conventional Si technology, have created a field of applications in future flexible and bendable displays. [13] [14] [15] In spite of the excellent device performance with random network CNT-TFTs, 15 one fundamental parameter to be investigated prior to practical application is the electrical stress reliability of the device, which is a prerequisite condition for stable device operation in order to avoid device malfunction. It has long been speculated that CNT devices could be unstable due to the complete exposure of the CNT surface to the ambient environment. This may lead to large fluctuations upon persistent gate bias stress during device operation, 16 hampering industrial applications. Recently, monolithically integrated active matrix organic light-emitting diode displays have been fabricated with separated CNT-TFT based control circuit. 17 However, studies on the electrical stress stability of CNT-TFTs have not yet been performed.
In this report, we demonstrated that high performance CNT-TFTs can be produced using a single-walled CNT (SWCNT) solution consisting of 95% semiconducting nanotubes. The semiconductor-enriched SWCNT solution was prepared by using density gradient ultracentrifugation. 8 We performed a comprehensive investigation to determine the stability of random network CNT-TFTs under positive gatebias stress (PGBS). A random network CNT-TFT array was fabricated by the spin-casting method with separated semiconducting CNTs on SiO 2 /Si and HfO 2 /Si substrates for comparison. 12 We found that the random network CNTTFTs provided a smaller threshold voltage shift and faster relaxation time than the conventional a-Si and other devices. [18] [19] [20] [21] [22] [23] [24] The remarkable stability of the CNT transistors compared to conventional Si devices, together with the low temperature preparation process, represents a opportunity for CNT-TFTs to be used for transparent and flexible thin film technology.
CNT powder (0.3 mg) was dissolved and sonicated in 30 ml of 1-methyl-2-pyrrolidinone (NMP) for 2.5 h in a bathtype sonicator. The CNT solution was centrifuged to remove the remaining bundles in the solution at 13 000 rpm for 2 h. This solution was used to spin-coat the CNT channels. The p-type CNT-TFTs were prepared with a bottom gate electrode and top-contact source and drain electrodes. The devices were fabricated with two kinds of dielectric layers. Specifically, a thermally oxidized 100 nm-thick SiO 2 layer and a 50 nm-thick HfO 2 layer were formed as gate dielectrics via atomic layer deposition (ALD). Before spin coating the CNTs, SiO 2 /Si and HfO 2 /Si were immersed into 2.5 mM of 3-aminopropyltriethoxysilane (APTES), which was diluted in distilled water for 30 min. The functionalized wafer was used to spin-coat the CNTs. A volume of 75 ll was spincoated at 4000 rpm in this study. The CNT-coated SiO 2 /Si and HfO 2 /Si wafer was dried in a dry oven at 70 C for 1.5 h. Conventional photolithography and an e-beam/thermal evaporator were used to generate a source/drain electrode pattern with Cr/Au (5 nm/50 nm). Finally, the CNTs (except those in the channel) were etched away by O 2 plasma via reactive ion etching by using a patterned photoresist formed by photolithography. The electrical characteristics of the transistors were measured using a Keithley 4200 semiconductor parameter analysis system. Measurements were carried out under ambient conditions, and all I ds -V gs transfer curves shown in this paper were measured with V ds
Figure 1(a) is an optical image of the CNT transistor array in which the inset shows a magnified source and drain electrodes. Each channel is composed of source and drain electrodes (Cr/Au) and random network CNTs with a channel width (W) of 30 lm and a channel length (L) of 9 lm, as shown in Fig. 1(b) . The bottom gate was used to apply the stress and to measure the transfer characteristics. The gate bias stress was first applied as a function of time, followed by the transfer characteristics. Figures 1(c) and 1(d) show the transfer characteristics after applying a PGBS to the SiO 2 or HfO 2 gate insulators as a function of time. All of the measurements were taken at room temperature under ambient conditions. The source-drain bias was fixed at 1 V. A large hysteresis was observed in the pristine sample, which is typical for CNT device performance under ambient conditions. P-type behavior and hysteresis have been ascribed to the presence of moisture at the interface between the CNTs and the gate insulator. 25, 26 The large hysteresis of the SiO 2 layer compared to that of the HfO 2 layer originates from additional oxygen vacancies in the SiO 2 layer. 26 The direction of the threshold voltage shift, which is defined as the voltage extrapolated from the linear region of the I-V curves, is strongly dependent on the polarity of the applied gate stress, independent of the gate oxide. With a PGBS, negative charges (electrons) generally accumulate at the interface between the gate oxide and the CNTs in the channel area. This not only upshifts the threshold voltage, but also increases the I DS due to the enhanced hole carrier transport. A similar stress effect was also observed with a HfO 2 layer for the same stress strength (2.5 MV/cm).
Figures 2(a) and 2(b) show the threshold voltage shift as a function of time for PGBS for the SiO 2 and HfO 2 layers. The threshold voltage shift increased exponentially early and became saturated after a prolonged period of time. The saturated threshold voltage shifts increased almost linearly as the gate bias stress increased. Further, the range of the threshold voltage shift at the same maximum gate bias strength (2.5 MV/cm) was wider for the SiO 2 layer than for the HfO 2 layer. This could be attributed to the larger trap density in the SiO 2 layer. The origin of the threshold voltage shift (DV th ) with stress time is associated with the number of trap charges at the oxide/channel interface and the defect density of the gate oxide, and can be expressed by the stretched exponential model as follows: 18 jDV th j ¼ DV t0 f1 À exp½Àðt=sÞ b g;
where DV t0 is the saturated threshold voltage at infinite time, and s and b indicate the relaxation time of the trapped charges and the exponent of the trapping rate, respectively. The solid lines indicate the fitted curves, which represent the experimental data points well. With a longer relaxation time s, the threshold voltage saturates more slowly. The large exponent, b yields fast saturation for the threshold voltage. Table I shows the fitted numerical data for the relaxation time and the stretched exponent factor. The trapped charges recovered much more quickly by several orders of magnitude than those of the a-Si and other devices, [18] [19] [20] [21] [22] [23] [24] exponent. Figure 2(c) summarizes the saturated threshold voltage shift as a function of gate field strength. Both increased linearly with field strength, although the SiO 2 oxide consistently gave a larger DV th than the HfO 2 layer. The stability is much better in CNT-TFTs than in a-Si TFTs at high gate electric fields (V gs > $1 MV/cm), although a-Si TFTs have better stability at low gate electric fields (V gs < $0.25 MV/cm). 24 Figures 3(a) and 3(b) illustrate the effect of natural relaxation for the stressed devices. Positive gate bias stresses of 25 V were applied for 2000 s, and then the device was exposed to air for 1000 s. The I-V characteristics were subsequently measured. For PGBS with a SiO 2 gate insulator, the threshold voltage, which was upshifted toward the positive gate bias after stress, completely recovered back to the original state after natural relaxation. No distinct damage induced by the gate stress was observed (Figure 3(a) ). This natural recovery is in stark contrast to that of a-Si devices, where bias or thermal annealing is required to remove such a gate bias stress due to the poor stability of the a-Si channel. 27 This high stability is attributed to the robust structural and chemical stability of CNTs as a channel material under high gate bias stress. The situation was different with a HfO 2 layer. The trapped charges were not completely released after the relaxation, and this finding is strongly corroborated by a previous report that irreversibly trapped charges are created by a gate bias stress, not only inside the HfO 2 layer, but also at the interface between the HfO 2 and the CNT channel.
28 Figure 4 (a) summarizes the change in the threshold voltage as a function of time under stress and recovery. For a gate bias stress of 2.5 MV/cm for 2000 s with PGBS, the threshold voltage change on SiO 2 and HfO 2 had similar trends, although the saturated DV th of HfO 2 was smaller than that of SiO 2 . However, the threshold voltage shift in the case of the SiO 2 layer was fully recovered under ambient conditions after 1000 s. On the other hand, the recovery was not complete on the HfO 2 layer. For PGBS, OH À functional groups are present on the SiO 2 surface as well as on the CNT surface, as shown in Fig. 4(b) . This enhances charge transfer to the pre-adsorbed O 2 molecules on the CNT surface. This provokes more negative trap charges in O 2 molecules and leaves more abundant holes in the CNT channel. As a consequence, DV th of SiO 2 is expected to increase. Excess electrons accumulated on O 2 molecules by the induced gate field can be easily recovered back to CNTs due to similar electrochemical potential between O 2 /H 2 O redox couples (À4.83 eV to À5.66 eV) and top valence band of CNT (À5.3 eV). 29, 30 On the other hand, moisture adsorption is favored on HfO 2 surface. 31 With PGBS, a positively polarized HfO 2 surface induces electrons in the CNT channel, compensating for holes. This reduces the threshold voltage shift compared to the SiO 2 case, as shown in Fig. 4 is not easily achieved due to the large electrochemical potential difference between the H 3 O þ /H 2 O redox couple (À4.44 eV) and the top valence band of CNTs (À5.3 eV). 32, 33 This explains why the threshold voltage shift was not recovered in the case of HfO 2 case, as shown in Fig.  4(c) . This model is slightly different from InGaZnO thin film transistors. 21 In summary, we observed the electrical instability of carbon nanotube thin film transistors with different gate bias stresses and times. Two kinds of dielectric layers (SiO 2 and HfO 2 ) were used to fabricate the CNT-TFTs. The threshold voltage was shifted in a positive direction by applying a positive gate bias stress. The shift in the threshold voltage was more severe in the SiO 2 layer than in the HfO 2 layer for the same gate bias stress. Degradation of the on-current level was also observed at higher biases and longer stress times. The threshold voltage increased exponentially with time following a stretched exponential model, which was observed in Si devices. The relaxation time of the CNT-TFTs was shorter than that of a-Si and other organic devices. The origin of the threshold voltage shift was due to the trap charges at the interface between the CNT and dielectric layer and/or in the oxide layer. The electrical stability of CNT-TFTs is superior to that of an a-Si transistor at high gate bias stress region. We found that the CNT-TFTs are more tenable than conventional Si devices against a positive gate bias stress. This stability data certainly ensures the possibility of CNTTFTs for industrial applications. 
